Generate Blocks

• The StackOverflow question mentioned in this Verilog tutorial: http://stackoverflow.com/questions/18153405/parameterized-number-of-cycle-delays-in-verilog
• The generate example from the StackOverflow question: Delay with Verilog generate
• The generate conditional example from this Verilog tutorial: Verilog generate conditional